Part Number Hot Search : 
BT134 NTE1172 TDA152 G502U AP05N50P 1H101K E5017NL MC14076B
Product Description
Full Text Search
 

To Download LS7183-S Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 LSI/CSI
UL
(R)
LS7183/LS7184
(631) 271-0400 FAX (631) 271-0405 August 2001
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747
A3800
QUADRATURE CLOCK CONVERTER
FEATURES: * x1, x2 and x4 resolution * Programmable output pulse width (200ns to 140s) * Excellent regulation of output pulse width * TTL and low voltage CMOS compatible I/Os * +3V to +5.5V operation (VDD-VSS) * LS7183, LS7184 (DIP) LS7183-S, LS7184-S (SOIC) - See Figure 1 DESCRIPTION: The LS7183 and LS7184 are monolithic CMOS silicon gate quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the LS7183/LS7184, are converted to strings of Up Clocks and Down Clocks (LS7183) or to a Clock and an Up/ Down direction control (LS7184). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder. INPUT/OUTPUT DESCRIPTION: RBIAS (Pin 1) Input for external component connection. A resistor connected between this input and VSS adjusts the output clock pulse width (Tow). VDD (Pin 2) Supply Voltage positive terminal. VSS (Pin 3) Supply Voltage negative terminal. A, B (Pin 4, Pin 5) Quadrature Clock inputs A and B. Directional output pulses are generated from the A and B clocks according to Fig. 2. A and B inputs have built-in immunity for noise signals less than 50ns duration (Validation delay, TVD). The A and B inputs are inhibited during the occurrence of a directional output clock (UPCK or DNCK), so that spurious clocks resulting from encoder dither are rejected. MODE (Pin 6) MODE is a 3-state input to select resolution x1, x2 or x4. The input quadrature clock rate is multiplied by factors of 1, 2 and 4 in x1, x2 and x4 mode respectively in producing the output UP/DN clocks (See Fig. 2). x1, x2 and x4 modes selected by the MODE input logic levels are as follows: Mode = 0 : x1 selected Mode = 1 : x2 selected Mode = Float : x4 selected
7183/84-071201-1
PIN ASSIGNMENT - TOP VIEW
RBIAS VDD(+V)
1
8 7 6
UPCK
LSI LS7183
2 3 4
DNCK MODE
VSS(-V) A
5
B
RBIAS VDD(+V)
1 2 3
8 7 6
CLK
LSI LS7184
UP/DN MODE
VSS(-V) A
4
5
B
FIGURE 1
LS7183 - DNCK (Pin 7) In LS7183, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input. LS7184LV - UP/DN (Pin 7) In LS7184, this is the count direction indication output. When A input leads the B input, the UP/DN output goes high indicating that the count direction is UP. When A input lags the B input, UP/DN output goes low, indicating that the count direction is DOWN. LS7183 - UPCK (Pin 8) In LS7083LV, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input. LS7184 - CLK (Pin 8) In LS7184, this is the combined UP Clock and DOWN Clock output. The count direction at any instant is indicated by the UP/DN output (Pin 7). NOTE: For the LS7184, the timing of CLK and UP/DN requires that the counter interfacing with LS7184 counts on the rising edge of the CLK pulses.
ABSOLUTE MAXIMUM RATINGS: PARAMETER DC Supply Voltage Voltage at any input Operating temperature Storage temperature SYMBOL VDD - VSS VIN TA TSTG VALUE 7.0 VSS - .3 to VDD + .3 -20 to +85 -55 to +150 UNITS V V C C
DC ELECTRICAL CHARACTERISTICS:
(Unless otherwise specified VDD = 3V to 5V and TA = -20C to 85C)
PARAMETER Supply Voltage Supply current MODE input: Logic 0 Logic 1 Logic float Logic 0 input current
SYMBOL VDD IDD IDD
MIN 3.0 -
TYPE 30 110
MAX 5.5 45 150
UNITS V A A
CONDITON VDD = 3V VDD = 5V
Vml Vmh Vmf Iml Iml Imh Imh
VDD -0.6 (VDD/2) - 0.5 -
VDD/2 3.0 12.0 -3.0 -12.0
0.6 (VDD/2) + 0.5 5.0 16.0 -5.0 -16.0
V V V A A A A
VDD = 3V VDD = 5V VDD = 3V VDD = 5V
Logic 1 input current
A,B inputs: Logic 0 Logic 1 Input current RBIAS input: External resistor All outputs: Sink current
VABl VABh IABlk
0.7VDD -
0
0.3VDD 10
V V nA
-
RB
5k
-
10M
ohm
-
Iol Iol Ioh Ioh
-1.2 -2.5 1.2 2.5
-1.8 -3.5 1.8 3.5
-
mA mA mA mA
Vo = 0.5V, VDD = 3V Vo = 0.5V, VDD = 5V Vo = 2.5V, VDD = 3V Vo = 4.5V, VDD = 5V
Source current
TRANSIENT CHARACTERISTICS
(TA = -20C to 85C)
PARAMETER Output Clock Pulse Width A,B inputs: Validation Delay
SYMBOL TOW
MIN 190
TYPE -
MAX -
UNITS ns
CONDITON See Fig. 2
TVD TVD TPS TPW fA,B TDS TDS
TVD +TOW 2TPS -
25 50 200 110
50 100 Infinite Infinite 1/(2TPW) 270 150
ns ns s s Hz ns ns
VDD = 5V VDD = 3V VDD = 3V VDD = 5V
Phase Delay Pulse Width Frequency Inupt to Output Delay
7183/84-070601-2
FORWARD A TPW TPS B TDS UPCLK (7183LV) DNCLK (7183LV) CLK (7184LV) UP/DN (7184LV) 2 4 2 4 TOW 2 1 4 2 TPS
REVERSE
4
1
4
2
1
4
2
2
4
1
4
2
NOTE: Output clocks labelled 1, 2 and 4 have the following interpretations. 1: Generated in x1, x2 and x4 modes 2: Generated in x2 and x4 modes only 4: Generated in x4 mode only FIGURE 2. LS7183, LS7184 INPUT/OUTPUT TIMING
A
4
FILTER INHIBIT LOGIC
DIRECTION 8 UPCK or CLK
MUX AND BUFFER
B
5
FILTER 7 DNCK or UP/DN
RBIAS
1
CURRENT MIRROR
PULSE
V DD 1M
MODE
6
1M
MODE DECODE
V DD V SS
2
3
FIGURE 3. LS7183, LS7184 BLOCK DIAGRAM
The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.
7183/84-071201-3
RBIAS vs Tow
10000 9000 8000 7000 6000 5000 4000 3000 2000 1000 0 5 10 20 51 100 220 430 750 Tow,ns
R, kohm
Figure 4. Bias resistance vs pulse width. R in k.
RBIAS vs Tow
160 140 120 Tow, us 100 80 60 40 20 0 1 2 3 5.1 R, Mohm 6.8 8.2 10
Figure 5. Bias resistance vs pulse width. R in M.
SPDT (On - Off - On) +V
+V 6 MODE A CLOCK E N C O D E R B CLOCK 4 A 5 B DNCK 1 RBIAS LS7183 7 4 V DD 8 UPCK 5 CK-UP 2 +V 16 V DD
10K 6 MODE A CLOCK 4 A EN C OD ER B CLOCK 5 LS7184 B UP/DN 7 10 2 V DD 8 CLK 15 CK
+V 16 V DD
40193 CK-DN
4516 UP/DN
Vss 3
Vss 8
1
RBIAS Vss Vss 3 8
RB
RB
FIGURE 6A. TYPICAL APPLICATION FOR LS7183 IN x4 MODE
FIGURE 6B. TYPICAL APPLICATION FOR LS7184 WITH MODE SELECTION
7183/84-082301-4


▲Up To Search▲   

 
Price & Availability of LS7183-S

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X